## A Denotational Approach to Release/Acquire Concurrency

- YOTAM DVIR\*, Tel Aviv University, Israel
- OHAD KAMMAR, University of Edinburgh, Scotland
- ORI LAHAV, Tel Aviv University, Israel

1 2

3 4

5

6 7

Denotational semantics defines the meaning of programs *compositionally*, where the meaning of a 8 program fragment is a function of the meanings assigned to its immediate syntactic constituents. 9 This makes denotational semantics instrumental for understanding the meaning a piece of code 10 in a way that is independent of the context under which the code will run. This style of semantics 11 contrasts with standard operational semantics, which only executes closed/whole programs. A ba-12 sic requirement of such a denotation function [-] is for it to be *adequate* w.r.t. a given operational 13 semantics: plugging program fragments M and N with equal denotations—i.e. [M] = [N]—into 14 some program context  $\Xi[-]$  that closes over their variables, results in observationally indistin-15 guishable closed programs in the given operational semantics. Moreover, assuming that denota-16 tions have a defined order ( $\leq$ ), a "directed" version of adequacy ensures that  $[M] \leq [N]$  implies 17 that all behaviors exhibited by  $\Xi[M]$  under the operational semantics are also exhibited by  $\Xi[N]$ . 18

For shared-memory concurrent programming, the seminal work of Brookes [1996] defined a 19 denotational semantics, where the denotation [M] is a set of totally ordered traces that consist of 20 sequences of pairs of memory snapshots  $\langle \mu_0, \varrho_0 \rangle \dots \langle \mu_n, \varrho_n \rangle$ . Each sequence represents a behavior 21 that the program fragment M may exhibit. In every pair  $\langle \mu, \varrho \rangle$  in a trace,  $\mu$  is the snapshot that 22 M relies on the environment to provide; and  $\rho$  is the snapshot that M guarantees to provide in re-23 turn. The gaps between pairs represent possible interference by the environment. Working under 24 the assumption of preemptive scheduling-imposing no restrictions on the interleaving of steps of 25 execution between parallel threads-denotations are closed under the following two trace-rewrit-26 ing operations which maintain the representation of possible behavior. Stutter adds a transition 27 of the form  $\langle \mu, \mu \rangle$  anywhere in the trace; a program fragment can always guarantee no changes 28 between its actions. *Mumble* combines a couple of subsequent transitions of the form  $\langle \mu, \varrho \rangle \langle \varrho, \theta \rangle$ 29 into a single transition  $\langle \mu, \theta \rangle$  anywhere in the trace; a program fragment can always rely on its 30 own guarantees in the absence of observable interference from the environment. 31

A memory model describes how memory access by concurrently running threads is handled 32 through a program's routine. Brookes established the adequacy of the trace-based denotational se-33 mantics w.r.t. the strongest operational semantics of shared-memory concurrent programs, known 34 as sequential consistency (SC), where every memory access happens instantaneously and immedi-35 ately affects all concurrent threads. Jagadeesan et al. [2012] closely followed Brookes to define 36 denotational semantics for x86-TSO [25, 27]. Other weak memory models, in particular, mod-37 els of programming languages, and non-multi-copy-atomic models, where writes can be observed 38 by different threads in different orders, have so far been out of reach of Brookes's totally or-39 dered traces, and were only captured by much more sophisticated models based on partial or-40 ders [10, 12, 16, 18, 20, 26]. Progressing in this direction, we target the Release/Acquire (RA) mem-41 ory model. This model, obtained by restricting the C/C++11 memory model [2] to release/acquire 42 atomics, is a well-studied fundamental memory model weaker than x86-TSO, which, roughly 43 speaking, ensures "causal consistency" together with "per-location-SC" and "RMW (read-modify-44

49

45

<sup>\*</sup>Graduate student author (the other authors are his advisors)

Authors' addresses: Yotam Dvir, yotamdvir@mail.tau.ac.il, Tel Aviv University, Israel; Ohad Kammar, ohad.kammar@ed.
 ac.uk, University of Edinburgh, Scotland; Ori Lahav, orilahav@tau.ac.il, Tel Aviv University, Israel.

write) atomicity" [21, 22]. These guarantees make RA sufficiently strong for implementing common synchronization idioms.

Our first contribution is a Brookes-style denotational semantics for RA. As Brookes's traces are totally ordered, this result may seem counterintuitive. The standard semantics for RA is a declarative (a.k.a. axiomatic) memory model, in the form of acyclicity consistency constraints over partially ordered candidate execution graphs. Since these graphs are not totally ordered, one might expect that Brookes's traces are insufficient. Nevertheless, we observe that Kang et al.'s "viewbased" machine [2017], an interleaving operational semantics that is equivalent to RA's declarative formulation lends itself to Brookes-style semantics by developing a compatible notion of traces.

In RA's operational semantics, the memory associates a timeline to each location. A thread writes by sending an immutable message, placing it on the appropriate timeline. The message occupies a segment of the timeline that must not intersect already-occupied segments, which means that timeline totally orders the messages. A thread can spontaneously receive a message from memory if a certain to-be-described causal consistency condition is met. Execution starts with a single initial message on each timeline, which threads consider as already received.

Each thread maintains a view that points to its most recent message at each location: the one that appears latest on the location's timeline of all the messages that the thread has received. A thread reads by loading the value from its most recent message. When a thread writes, it must place the message somewhere after its most recent message on the timeline, though possibly before messages it has not yet received. A message from an RMW's write must be placed adjacently to 70 the read message. This blocks another RMW from doing the same, thus enforcing atomicity. A sent message is considered to be received, and thus it become the thread's most recent message.

Each message records the view of the thread that wrote it, except for initial messages who's view points to the initial messages. We think of messages as pointing to other messages according to this view. A thread can receive any message so long as it has already received all the other messages to which the message points. This mechanism maintains causal consistency: a thread cannot receive a message without receiving the messages that contributed to its creation.

In Kang et al.'s language, as is common in the literature on memory models, parallel composition ( $\|$ ) appears only at the top level. We extend this language by allowing ( $\|$ ) to appear in nested positions, making it a first-class program construct. This allows us to decompose the justification of Write-Read Reordering (WR-Reord) (1 := v); m?  $\rightarrow$  let x = m? in (1 := v); x, a crucial reordering of memory accesses validated by RA but not by SC, using several valid transformations that are justified by independent arguments. The main ones are Write-Read Deorder (WR-Deord)  $\langle (1 := v), m? \rangle \rightarrow \langle 1 := v \rangle \parallel m?$  and sequencing  $M \parallel N \rightarrow \langle M, N \rangle$ . The latter is an example of a law of parallel programming [14]. With first-class parallelism we can validate the rest too, such as generalized sequencing  $(M_1; M_2) \parallel (N_1; N_2) \twoheadrightarrow (M_1 \parallel N_1); (M_2 \parallel N_2)$ . These transformations can occur anywhere in the program, so reasoning in this way requires allowing nested parallelism.

We support first-class parallelism by organizing thread views in an evolving "view-tree", rather than in a fixed flat mapping. When sub-threads are activated, they inherit the view of the parent thread, replacing the corresponding leaf with a node with two child leaves carrying the same view; and when the threads synchronize, the parent thread inherits their views, combining two sibling leaves into a leaf that replaces their parent.

Below we illustrate an example trace, in the setting of two memory locations 1 and m. The memory snapshots are illustrated using two diagrams. Top: shows the messages per location as (possibly adjacent) segments on the location's timeline. Bottom: shows the graph structure induced by the views within messages. The only *local* message-added within a transition-is  $v_2$ : one that the

62

63

64

65

66

67

68

69

71

72

73

74

75

76

77 78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94


95

96

97 98

50

program fragment guarantees to provide, rather than relies on receiving. Our traces also include an initial view  $\alpha$ , and a final view  $\omega$ , by which the program fragment respectively relies on, and guarantees, availability of message. These views are illustrated by showing where they point.



We prove several results about our semantics. **Soundness:** for every interrupted execution there is a corresponding single-transition trace in the denotation. **Fundamental Lemma:** for every trace in the denotation there exists an interrupted execution of the program fragment exhibiting a related behavior. **Adequacy:** denotational approximation implies contextual refinement. An immediate practical application of adequacy is the ability to provide *local* formal justifications of program transformations, such as performed by optimizing compilers. Formally justifying these transformations without the local analysis that denotational semantics provides is non-trivial [12, 28].

An important aspect of denotational semantics is its abstraction. As an external measure, we verify that our adequate semantics validates various transformations/optimizations: standard and structural transformations; algebraic laws of parallel programming; and all known thread-local RA-valid compiler transformations involving atomic RA memory accesses. This level of abstraction is achieved thanks to our denotations being closed not only under analogs to Brookes's stutter and mumble, but also several RA-specific operations. This design allows us to relate programs which would naively correspond to rather different sets of traces. For example, we have the *Absorb* closure rule, which combines two adjacent local messages added within the same transition. Below we sketch how it modifies memory snapshots between the precedent and antecedent traces:

Figuratively, the preceding message (v) is "absorbed" by the successor ( $\epsilon$  which becomes  $\epsilon'$ ). Nothing must point to the preceding message, so as to not leave dangling names. We use this rule when validating transformations which eliminate a write that is followed by another, such as Write-Write Elimination (WW-Elim)  $1 := v; 1 := w \rightarrow 1 := w$ .

Our second contribution is to connect the core semantics of parallel programming languages exhibiting weak behaviors to the more standard semantic account for sequential programming languages. Brookes presented his semantics for a simple imperative WHILE language, but Benton et al. [2016], Dvir et al. [2022] later extended it to higher-order languages using Moggi's monad-based approach [1991]. A denotational semantics given in this monadic style comes ready-made with a rich semantic toolkit for program denotation [5], transformations [3, 6–8, 15], reasoning [1, 23], etc. We want to challenge, compare, and reuse this diverse toolkit in the concurrent setting. As a yardstick to the applicability of the monadic toolkit, we develop our semantics for a *higher-order* functional language with a general, first-class parallel composition operator. This is in contrast to most of the weak memory models research which employs imperative languages and assumes a single top-level parallel composition, but more in line with game models for concurrency [e.g. 11]. This puts weak memory models, which often require bespoke and highly specialized presentations, on a similar footing to many other programming effects. 

## 148 **REFERENCES**

- [1] Alejandro Aguirre, Shin-ya Katsumata, and Satoshi Kura. 2022. Weakest preconditions in fibrations. *Mathematical Structures in Computer Science* 32, 4 (2022), 472–510. https://doi.org/10.1017/S0960129522000330
- [2] Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. 2011. Mathematizing C++ concurrency. In Proceedings of the 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2011, Austin, TX, USA, January 26-28, 2011, Thomas Ball and Mooly Sagiv (Eds.). ACM, 55–66. https://doi.org/10.1145/ 1926385.1926394
- [3] Nick Benton, Martin Hofmann, and Vivek Nigam. 2014. Abstract effects and proof-relevant logical relations. In *Proc. POPL*. ACM, 619–632.
- [4] Nick Benton, Martin Hofmann, and Vivek Nigam. 2016. Effect-dependent transformations for concurrent programs. In Proceedings of the 18th International Symposium on Principles and Practice of Declarative Programming, Edinburgh, United Kingdom, September 5-7, 2016, James Cheney and Germán Vidal (Eds.). ACM, 188–201. https://doi.org/10.1145/ 2967973.2968602
- 159 [5] Nick Benton, John Hughes, and Eugenio Moggi. 2000. Monads and Effects. In APPSEM. 42-122.
- [6] Nick Benton, Andrew Kennedy, Lennart Beringer, and Martin Hofmann. 2007. Relational semantics for effect-based
   program transformations with dynamic allocation. In *Proc. PPDP.* ACM, 87–96.
- [7] Nick Benton, Andrew Kennedy, Lennart Beringer, and Martin Hofmann. 2009. Relational semantics for effect-based program transformations: higher-order store. In *Proc. PPDP*. ACM, 301–312.
- [8] Nick Benton and Benjamin Leperchey. 2005. Relational Reasoning in a Nominal Semantics for Storage. In *TLCA*.
   Springer, 86–101.
- [9] Stephen D. Brookes. 1996. Full Abstraction for a Shared-Variable Parallel Language. Inf. Comput. 127, 2 (1996), 145–
   https://doi.org/10.1006/inco.1996.0056
- [10] Simon Castellan. 2016. Weak memory models using event structures. In *Vingt-septièmes Journées Francophones des Langages Applicatifs (JFLA 2016)*, Julien Signoles (Ed.). Saint-Malo, France. https://hal.inria.fr/hal-01333582
   [16] [11] Circuit Circu
- [11] Simon Castellan, Pierre Clairambault, Silvain Rideau, and Glynn Winskel. 2017. Games and Strategies as Event
   Structures. Log. Methods Comput. Sci. 13, 3 (2017). https://doi.org/10.23638/LMCS-13(3:35)2017
- [12] Mike Dodds, Mark Batty, and Alexey Gotsman. 2018. Compositional Verification of Compiler Optimisations on Re laxed Memory. In Programming Languages and Systems 27th European Symposium on Programming, ESOP 2018, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2018, Thessaloniki, Greece, April 14-20, 2018, Proceedings (Lecture Notes in Computer Science, Vol. 10801), Amal Ahmed (Ed.). Springer, 1027–1055. https://doi.org/10.1007/978-3-319-89884-1\_36
- [13] Yotam Dvir, Ohad Kammar, and Ori Lahav. 2022. An Algebraic Theory for Shared-State Concurrency. In Programming Languages and Systems - 20th Asian Symposium, APLAS 2022, Auckland, New Zealand, December 5, 2022, Proceedings (Lecture Notes in Computer Science, Vol. 13658), Ilya Sergey (Ed.). Springer, 3–24. https://doi.org/10.1007/978-3-031-21037-2\_1
- [14] Tony Hoare and Stephan van Staden. 2014. The laws of programming unify process calculi. *Sci. Comput. Program.* 85 (2014), 102–114. https://doi.org/10.1016/j.scico.2013.08.012
- [179 [15] Martin Hofmann. 2008. Correctness of effect-based program transformations. In *Formal Logical Methods for System Security and Correctness*, Orna Grumberg, Tobias Nipkow, and Christian Pfaller (Eds.). IOS Press, 149–173.
- 181
   [16] Radha Jagadeesan, Alan Jeffrey, and James Riely. 2020. Pomsets with preconditions: a simple model of relaxed memory.

   182
   Proc. ACM Program. Lang. 4, OOPSLA (2020), 194:1–194:30. https://doi.org/10.1145/3428262
- [17] Radha Jagadeesan, Gustavo Petri, and James Riely. 2012. Brookes Is Relaxed, Almost!. In Foundations of Software Science and Computational Structures 15th International Conference, FOSSACS 2012, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2012, Tallinn, Estonia, March 24 April 1, 2012. Proceedings (Lecture Notes in Computer Science, Vol. 7213), Lars Birkedal (Ed.). Springer, 180–194. https://doi.org/10.1007/978-3-642-28729-9\_12
- [18] Alan Jeffrey, James Riely, Mark Batty, Simon Cooksey, Ilya Kaysin, and Anton Podkopaev. 2022. The leaky semicolon: compositional semantic dependencies for relaxed-memory concurrency. *Proc. ACM Program. Lang.* 6, POPL (2022), 1–30. https://doi.org/10.1145/3498716
- [19] Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A promising semantics for relaxed-memory concurrency. In *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017*, Giuseppe Castagna and Andrew D. Gordon (Eds.). ACM, 175–189. https://doi.org/10.1145/3009837.3009850
- [20] Ryan Kavanagh and Stephen Brookes. 2018. A Denotational Semantics for SPARC TSO. In Proceedings of the Thirty Fourth Conference on the Mathematical Foundations of Programming Semantics, MFPS 2018, Dalhousie University, Hal ifax, Canada, June 6-9, 2018 (Electronic Notes in Theoretical Computer Science, Vol. 341), Sam Staton (Ed.). Elsevier,
   223–239. https://doi.org/10.1016/j.entcs.2018.03.025

4

## A Denotational Approach to Release/Acquire Concurrency

- [21] Ori Lahav. 2019. Verification under Causally Consistent Shared Memory. ACM SIGLOG News 6, 2 (apr 2019), 43–56.
   https://doi.org/10.1145/3326938.3326942
- [22] Ori Lahav, Nick Giannarakis, and Viktor Vafeiadis. 2016. Taming release-acquire consistency. In *Proceedings of the* 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, St. Petersburg, FL, USA, January 20 - 22, 2016, Rastislav Bodík and Rupak Majumdar (Eds.). ACM, 649–662. https://doi.org/10.1145/ 2837614.2837643
- [23] Kenji Maillard, Cătălin Hriţcu, Exequiel Rivas, and Antoine Van Muylder. 2019. The next 700 Relational Program Logics. Proc. ACM Program. Lang. 4, POPL, Article 4 (dec 2019), 33 pages. https://doi.org/10.1145/3371072
- 204 [24] Eugenio Moggi. 1991. Notions of Computation and Monads. Inf. Comput. 93, 1 (1991), 55–92. https://doi.org/10.1016/ 0890-5401(91)90052-4
- [25] Scott Owens, Susmit Sarkar, and Peter Sewell. 2009. A Better x86 Memory Model: x86-TSO. In *Theorem Proving in Higher Order Logics, 22nd International Conference, TPHOLs 2009, Munich, Germany, August 17-20, 2009. Proceedings (Lecture Notes in Computer Science, Vol. 5674)*, Stefan Berghofer, Tobias Nipkow, Christian Urban, and Makarius Wenzel (Eds.). Springer, 391–407. https://doi.org/10.1007/978-3-642-03359-9\_27
- [26] Marco Paviotti, Simon Cooksey, Anouk Paradis, Daniel Wright, Scott Owens, and Mark Batty. 2020. Modular Relaxed
   Dependencies in Weak Memory Concurrency. In *Programming Languages and Systems 29th European Symposium* on *Programming, ESOP 2020, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS* 2020, Dublin, Ireland, April 25-30, 2020, Proceedings (Lecture Notes in Computer Science, Vol. 12075), Peter Müller (Ed.).
   Springer, 599–625. https://doi.org/10.1007/978-3-030-44914-8\_22
- [27] Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 2018. Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8. *Proc. ACM Program. Lang.* 2, POPL (2018), 19:1–19:29. https://doi.org/10.1145/3158107
- [28] Viktor Vafeiadis, Thibaut Balabonski, Soham Chakraborty, Robin Morisset, and Francesco Zappa Nardelli. 2015.
   Common Compiler Optimisations are Invalid in the C11 Memory Model and what we can do about it. In *Proceedings of the 42nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL* 2015, Mumbai, India, January 15-17, 2015, Sriram K. Rajamani and David Walker (Eds.). ACM, 209–220. https://doi.org/10.1145/2676726.2676995

## 246 APPENDIX

The table below summarizes the transformations that we have validated using our denotational semantics. Some are given first using the general **rmw** construct, then specialized to loads (?) and well-known RMWs (CAS, FAA, XCHG). When a non-trivial closure rule (Ab, Ti, Di) is used for the denotational justification it appears above the symbol -».

253	Generalized Sequencing	Symmetric-Monoidal Laws, e.g.
254	$(\operatorname{let} x = M_1 \operatorname{in} M_2) \parallel (\operatorname{let} y = N_1 \operatorname{in} N_2) \twoheadrightarrow$	$M \parallel N \twoheadrightarrow \text{match } N \parallel M \text{ with } \langle \mathbf{x}, \mathbf{y} \rangle. \langle \mathbf{y}, \mathbf{x} \rangle$
255	match $M_1 \parallel N_1$ with $\langle \mathbf{x}, \mathbf{y} \rangle$ . $M_2 \parallel N_2$	
256	Sequencing $M \parallel N \twoheadrightarrow \langle M, N \rangle$	Write-RMW Elimination
257	Irrelevant Read Introduction $\langle \rangle \twoheadrightarrow \ell$ ?; $\langle \rangle$	$\ell := v ; \mathbf{rmw}_{\varphi} (\ell; \vec{w}) \xrightarrow{Ab} \ell := \varphi_{\vec{w}}^{id} v ; v$
258	Irrelevant Read Elimination $\ell$ ?; $\langle \rangle \twoheadrightarrow \langle \rangle$	$\ell := v; \ell? \longrightarrow \ell := v; v$
259 260	Write-Write Elimination	$\ell := v ; CAS(\ell, v, u) \xrightarrow{Ab} \ell := u ; v$
261	$\ell := w ; \ell := v \xrightarrow{Ab} \ell := v$	$\ell := v ; CAS(\ell, w, u) \implies \ell := v ; v  (v \neq w)$
262	Write-Read Deorder $(\ell \neq \ell')$	$\ell := v ; FAA(\ell, w) \xrightarrow{Ab} \ell := v + w ; v$
263	$\underbrace{\left\langle \ell := v, \ell'? \right\rangle}_{\longrightarrow}  \underbrace{ \overset{T_i}{\to}}_{\ell}  \ell := v \parallel \ell'?$	$\ell := v ; \text{XCHG} (\ell, w) \xrightarrow{\text{Ab}} \ell := w ; v$
264	RMW Expansion $(\varphi_{\vec{v}} \leq \psi_{\vec{w}})$	RMW-Write Elimination $(\operatorname{dom} \psi_{\vec{u}} \supseteq \operatorname{dom} \varphi_{\vec{u}})$
265	$\operatorname{\mathbf{rmw}}_{arphi}\left(\ell;ec{v} ight) \stackrel{Di}{\twoheadrightarrow} \operatorname{\mathbf{rmw}}_{\psi}\left(\ell;ec{w} ight)$	let $\mathbf{x} = \operatorname{rmw}_{\varphi}(\ell; \vec{u})$ in
266	$\ell? \xrightarrow{Di} CAS(\ell, v, v)$	match $(\psi_{\vec{w}})$ x with
267 268	$CAS(\ell, v, v) \xrightarrow{\text{Di}} FAA(\ell, 0)$	$ \{\iota_{\perp} \mathbf{x} \mid \iota_{\top} v.\ell := v ; \mathbf{x} \} \xrightarrow{Ab} \operatorname{rmw}_{\psi} (\ell; \vec{w}) $ let $\mathbf{x} = \ell$ ? in (if $\mathbf{x} = v$
269	Atomic Store	then $\ell := w$ else $\langle \rangle$ ); x $\rightarrow$ CAS $(\ell, v, w)$
270	$\ell := v  \twoheadrightarrow  \text{XCHG}(\ell, v); \langle \rangle$	let $\mathbf{x} = \ell$ ? in $\ell$ := $\mathbf{x} + v$ ; $\mathbf{x} \rightarrow FAA(\ell, v)$
271		$let \mathbf{x} = t? in t := v; \mathbf{x} \longrightarrow XCHG(t, v)$
272	RMW-RMW Elimination $\langle \mathbf{rmw}_{\varphi}(\ell; \vec{v}), \mathbf{rmw} \rangle$	
273		$A(\ell, v), FAA(\ell, w) \rightarrow \text{it } x = FAA(\ell, v + w) \text{ in } \langle x, x + v \rangle$
274 275		$\langle \mathbf{x}, \mathbf{x} \rangle$ $\langle \text{XCHG}(\ell, w), \ell? \rangle \rightarrow \text{let } \mathbf{x} = \text{XCHG}(\ell, w) \text{ in } \langle \mathbf{x}, w \rangle$